CUDA as a Supporting Technology for Next-Generation AR Applications

Tutorial 4



SIBGRAPIS

XXI BRAZILIAN SYMPOSIUM ON COMPUTER Graphics and image processing

> CAMPO GRANDE/MS - BRAZIL October 12-15, 2008

1









Motivation

- Computational power growth is (now) not sustained by processor clock
 - Stuck at ~3GHz by 2008
- Multi-core processing is the "new" way to increase speed
- Good coupling between some applications needs and the type of processing provided by the GPU

Motivation













Motivation					
Clock Speed FSB Cores Cache Process Transistors Die-Area TDP Float OPs Price	Core 2 Extreme QX9770 3.20 GHz 400 MHz x 4 4 2x 6 MB 45 nm 820 million 214 mm ² 136 W 42-57 GFLOPS ~ US\$ 1400.00				









CUDA Architecture

- CUDA requires Hardware-related knowledge
- To learn a different paradigm, the bottom-up approach is a good start
- PTX ISA
- Single and double precision
 - Speed, rather than precision, is a major concern when rendering 3D scenes, the main purpose of GPUs





CUDA Architecture



CUDA A	rchit	ecti	ure	ноновольновон	
Host Device Kernel 1 The blocks are divided into groups of 32, called warps, the scheduling unit used by the multiprocessor	Grid 1 Block (0,0) Block (0,1) Thread	E E	3lock (1.0) 3lock (1.1) Block (1.1) Thread	Block (2.0)	Thread
Kemel 2	(0,0) Thread (0,1) Thread (0,2)	(1,0) Thread (1,1) Thread (1,2)	(2,0) Thread (2,1) Thread (2,2)	(3,0) Thread (3,1) Thread (3,2)	(4.0) Thread (4.1) Thread (4,2)

	CUDA Architecture	
Grid	Block (0.0) Shared Memory Registers Chread (0.0) Local Memory Block (1,0) Shared Memory Block (1,0) Shared Memory Registers Register	Y
	Global Memory Constant Memory Iexture Memory	/

CUDA Architecture Block (1,0) Block (0,0) Grid Shared Memory Shared Memory Registers Registers Registers Registers Thread (0,0) Thread (1,0) Thread (0,0) Thread (1,0) Local Memory Local Memory Local Memory Local Memory Global Memory Constant Memory Texture Memory



	CUDA Architecture
Grid	Block (0,0) Block (1,0) Shared Memory Findek (1,0) Hegalers Registers Hinsued (0,0) Thread (1,0) Install (0,0) Thread (1,0) Local Local Memory Local Glabel Memory Local Constant Memory Constant Memory Toxuro Memory Toxuro Memory







CUDA Architecture

- "Crunching numbers" On your head
 Maximum number of threads per
 - multiprocessor is 768, or 24 warps;
 - Threads must be organized in a maximum number of 8 blocks per-multiprocessor, and 512 threads per block;
 - Each multiprocessor contains 8192 32-bit registers, 16 KB of shared memory, 8 KB of cached constants and 8 KB of cached 1D textures.

CUDA Architecture

- G80 processor can be compared to a performance-optimized calculator; it is not as good as if there was a massive multi-core CPU
- Memory latency is a significant matter
 - The cost of memory access depends on its location. Local memory is several times slower than shared memory and cannot be cached
 - Local memory is a partition of the device memory, so it is important to use faster, onchip, shared memory and registers

CUDA Architecture

- CUDA Occupancy Calculator
 - using just a few parameters, as threads per block, registers per thread and shared memory per block, the programmer can know how much he/she can improve CUDA applications
- CUDA profiler can also give kernel execution times in both GPU and CPU. The time spent with memory transfers is also monitored.

System Configuration

System Configuration

- CUDA is composed by three software:
 - CUDA SDK
 - CUDA Toolkit
 - CUDA graphics driver
- NVIDIA's CUDA Site
 - www.nvidia.com/object/cuda_home.html

System Configuration

- Current versions of CUDA support only one version of the NVIDIA display driver
- Another issue on software versioning is the use of different versions of the SDK and Toolkit (i.e. SDK 2.0 with Toolkit 1.0), because of Application Programming Interface (API) and object code compatibility

System Configuration

- CUDA Developer SDK provides examples with source code, utilities, and white papers to help writing software with CUDA
- NVIDIA CUDA Toolkit contains the compiler, profiler, and additional libraries
 - CUBLAS (CUDA Basic Linear Algebra Subprograms)
 - CUFFT (CUDA Fast Fourier Transform)
 - PTX ISA (Parallel Thread Execution Instruction Set Architecture)

System Configuration

- Compatible with: Windows XP, Mac OS X, Linux and Windows Vista
- Minimum hardware specs not defined by NVIDIA
 - 1 GB of system memory and at least 1 GB of free hard disk space would fit
 - To use a CUDA compatible based video card, it is necessary a vacant PCI-Express (1.0 or 2.0) slot and an additional specific power connector, depending on the model
- Natively compatible with Microsoft Visual Studio 2003 (7.0) and 2005 (8.0)

System Configuration

- CUDA is released free of charge for use in derivative works, whether academic, commercial, or personal
- Basically, it is prohibited to disassemble, decompile or reverse engineer the object code provided
- It is also determined that all NVIDIA copyright notices and trademarks should be acknowledged on derivative works, using the statement: "This software contains source code provided by NVIDIA Corporation"

CUDA Programming Approach

- CUDA routines can be invoked from C/C++ code
 - Declaring the host functions with the extern "C" directive
 - Not using CUDA types in the function prototype
- Only CUDA host code is addressable by C/C++ files

Device code is addressable only by CUDA

CUDA Programming Approach

CUDA Programming Model

- Programming model reflects the architecture
- Programming model concepts
 - Threads
 - Blocks
 - Grids
 - Kernel



Grids

- Group of blocks
- Logically divided in 1, 2 or 3 dimensions
 x, y, z
- Each dimension has a number of blocks
- The grid and block dimension and the amount of shared memory compose the kernel configuration



- Threads belonging to the same block can synchronize among them
- Shared memory
 - 16KB
 - Faster than global memory
 - Great speed up

Kernel

- Code executed by each thread
- Needs a kernel configuration when invoked





Language Extensions

Kernel invocation

- Uses "<<<" and ">>>" to pass the configuration
- Examples
 - kernel<<<128, 256>>>(params);
 - kernel<<<gridDim, blockDim>>>(params);
 - kernel<<< gridDim, blockDim, 1024>>>(params);

New Types

Built-in vector types

- All types except double have vector types
- int2, uint3, float4, char4 etc.
- Vector size is determined by the number in the type name
- Elements are accessed as coordinates
- x, y, z, wdim3 type based on uint3
 - Values initialized with "1"

Example

- float3 temp; temp.x = 0.1f;
- temp.y = 2.0f;
- temp.z = 4.9f;
- float4 f = make_float4(1.0f, 2.0f, 3.0f, 4.0f);

Templates Templates can be used in .cu files as in .cpp ones Can be applied to data and functions





```
template<class T> T add3(T t1, T t2) {
  T result;
  result.x = t1.x + t2.x;
  result.y = t1.y + t2.y;
```

```
result.z = t1.z + t2.z;
return result;
```

}



Textures

- Cached memory access
- Any region of linear memory can be used as one-dimensional texture
- More than one dimension can be obtained using CUDA Arrays

Using Textures

- cudaMalloc
- cudaMallocHost
- cudaMemcpy
- cudaMemset
- cudaBindTexture
- cudaUnbindTexture
- cudaFree
- cudaFreeHost

Additional Libraries

CUFFT

- Parallel Fast Fourier Transform
- CUBLAS
 - Numerical Algorithms



CUDA Programming Guidelines

Thread arrangement, Sequential and non-sequential memory access, Page-locked memory, Loop unrolling, Floating point conversion

Execution Configuration

Any call to a __global__ function must specify the execution configuration for that call

<<< Dg, Db, Ns, S >>>

Dg: Grid dimensions Db: Block dimensions Ns: Number of bytes for shared memory S: Stream associated to the kernel

















Thread Arrangement

- One dimensional configurations (for both grids and blocks) proved to be the best thread arrangement
 - Less multiplications for index calculation



Recommended Guidelines

One dimensional configurations (for both grids and blocks)





- Mandatory for higher performances
 - Use this guideline whenever possible (reads and writes)



Recommended Guidelines

- One dimensional configurations (for both grids and blocks)
- Sequential reads and writes are mandatory for higher performances



Non-sequential Reading

- Usage of textures could avoid the nonsequential reading bottleneck
 - Non-sequential positions must be close (in the 2D texture)



Recommended Guidelines

- One dimensional configurations (for both grids and blocks)
- Sequential reads and writes are mandatory for higher performances
- Usage of textures could avoid the nonsequential reading bottleneck

Shared Memory Usage

- Increase memory access speed
- Whenever more than one read from global memory is needed
- Threads are synchronized through the usage of _____syncthreads() function
- Only 16KB per block

Page-locked Memory

- Device has direct access to host memory
 No CPU polling
- Increased memory bandwidth
- Allocation through cudaMallocHost function
- Moderate usage should be done
 - The more page-locked memory is allocated, the fewer paged one is available, resulting in system performance degradation

Recommended Guidelines

- One dimensional configurations (for both grids and blocks)
- Sequential reads and writes are mandatory for higher performances
- Usage of textures could avoid the nonsequential reading bottleneck
- Use shared memory whenever more than one read from global memory is needed

Recommended Guidelines

- One dimensional configurations (for both grids and blocks)
- Sequential reads and writes are mandatory for higher performances
- Usage of textures could avoid the nonsequential reading bottleneck
- Use shared memory whenever more than one read from global memory is needed
- Page-locked memory increases host to device memory bandwidth transfer

Loop Unrolling

Avoid branching tests

instead of doing this...
jlobal___void sum_five(int* g_odata) {
 const unsigned int loadPos = threadIdx.x;
 int sum = 0;
 for (int i = 0; i < 5; i++)</pre>

sum += tex1Dfecth(texture, loadPos + i);
q_idata[loadPos] = sum;

- More lines of code, but probable gain on performance
- It is highly dependent on the algorithm being implemented

. do this! bal___void sum_five_unrolled(int* g_odata)

const unsigned int loadPos = threadIdx.x; int sum = texlDfecth(texture, loadPos); sum == texlDfecth(texture, loadPos = 1); sum == texlDfecth(texture, loadPos = 2); sum == texlDfecth(texture, loadPos = 3); sum == texlDfecth(texture, loadPos = 4);

g idata[loadPos] = sum;



Recommended Guidelines

- One dimensional configurations (for both grids and blocks)
- Sequential reads and writes are mandatory for higher performances
- Usage of textures could avoid the non-sequential reading bottleneck
- Use shared memory whenever more than one read from global memory is needed
- Page-locked memory increases host to device memory bandwidth transfer
- Loop unrolling to decrease number of branches

Recommended Guidelines

- One dimensional configurations (for both grids and blocks)
- Sequential reads and writes are mandatory for higher performances
- Usage of textures could avoid the non-sequential reading bottleneck
- Use shared memory whenever more than one read from global memory is needed
- Page-locked memory increases host to device memory bandwidth transfer
- Loop unrolling to decrease number of branches
- Add the leading "f" to floating point numbers











Image Convolution



Image Convolution

- Multi-purpose algorithm used for edge detection, smoothing, noise reduction, etc.
- Weights to be applied to pixels within a window surrounding the output pixels









			Image Convolution
	-1		
2	-2	3	0
-4	-1	0	
2	0	-2	
L C	≵ ≫	\$-{}-	" —>
[-1		
-	-2 -1		
Colu	ımn Fil	ter	





































KLT Tracker					
Implement interview int	<pre>tation :: GFTT ine IPMAZTEMF if(temp.x >= max2.x) max2 = temp; ime_unroll loop enforce(i) \ mp = sdata[threadIdx.x + (i)*(3+128+3 + 10)]; IPMAXZTEMF \ mp = sdata[threadIdx.x + (i)*(3+128+3 + 10) + i]; IPMAZTEMF \ mp = sdata[threadIdx.x + (i)*(</pre>				

	slage
ramid calculation	e window
Pyramid calculation step by step	
Step	Description
0 1 1	5x5 gaussian filter
Convolve image	0
Convolve image Calculate gradients	partial derivative 7x7 filter
Convolve image Calculate gradients Convolve image (subsampling 1/4)	partial derivative 7x7 filter 21x21 gaussian filter

















ł	look	ke'	s La	aw			
$\begin{bmatrix} \sigma_{xx} \\ \sigma_{yy} \\ \sigma_{zz} \\ \sigma_{xy} \\ \sigma_{yz} \\ \sigma_{zx} \end{bmatrix} = \frac{E}{(1+\nu)(1-2\nu)}$	$\begin{bmatrix} 1 - \nu \\ \nu \\ 0 \\ 0 \end{bmatrix}$	$ $		$\begin{array}{c} 0\\ 0\\ 1-2\nu\\ 0\\ 0\end{array}$	$0 \\ 0 \\ 0 \\ 1 - 2x \\ 0$	$\begin{bmatrix} 0\\0\\0\\0\\1-2\nu \end{bmatrix}$	$\begin{bmatrix} \boldsymbol{\epsilon}_{XX} \\ \boldsymbol{\epsilon}_{yy'} \\ \boldsymbol{\epsilon}_{ZZ} \\ \boldsymbol{\epsilon}_{Xy'} \\ \boldsymbol{\epsilon}_{YZ} \\ \boldsymbol{\epsilon}_{ZX} \end{bmatrix}$











Final Considerations

- **GPGPU** technology applies to MAR related problems
 - important contributions related to interest point based techniques and tracking of corners and edges, implemented using this technology
- Massive data processing applications have for a long time demanded expensive dedicated hardware to run. This new approach should bring image processing of HD videos to the desktop
- Using this approach, we can unify the CPU and GPU programming, and maintain time costly algorithms running concurrently with a sophisticated HD MAR pipeline





